This survey of parallel computation is for compstat, the 8th Symposiam on Computational Statistics, Copenhagen, August 29th { September 2.
Introduction
The main problem in parallel computation is to get a number of computers to cooperate in solving a single problem. The word \single" is necessary here to exclude the case of processors in a system working on unrelated problems. Ideally we should like to take a problem that requires time T to solve on a single processor and solve it in time T=p on a system consisting of p processors. We say that a system is e cient in proportion as it achieves this goal.
In some statistical applications, like bootstrapping or simulations, this goal is easy to achieve. The reason is that the problems divide into independent subtasks, which can be run separately with the results being collected at the end. Although this should be gratifying to statisticians, such problems are not very interesting to people doing research in parallel computing.
Fortunately, there are large problems in regression analysis, signal processing, geodetics, etc. that could potentially bene t from e cient parallelization. For many of these, the heart of the computations is the numerical linear algebra. Consequently this paper is devoted to some of the issues in implementing parallel matrix algorithms.
Just as there is no single general architecture for parallel computers, there is no general theory of parallel matrix algorithms. The same sequential algorithm will be programmed one way on one system and in a completely di erent way on another. Since the number of potential architectures is very large 1, 16] , I have chosen to restrict this paper to three, for which commercial systems are available. They are simd systems, shared-memory systems, and message-passing systems. We shall treat each of these in the next three sections.
Given this paper's title, its focus on computer architectures requires explanation. When I sat down to write, I intended to stress statistics and parallel matrix computations. But as I proceeded, it became clear that the key to current research and practice lay in the machines themselves. Hence the change in emphasis.
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SIMD Systems and Systolic Arrays
A single-instruction, multiple-data (simd 8]) system is a group of (usually simple) processors that execute the same sequence of instructions in lockstep under a global control. This results in a nontrivial computation because the instructions are executed with different data, which can pass from processor to processor to be combined with other data.
Originally a systolic array meant an array of special processors, acting in lockstep, through which data was pumped like blood through the heart 20]. Since the processors are not conceived to be programmable but do have the ability to perform di erent functions, systolic arrays are not, strictly speaking, simd systems. But neither system exists in a pure form, and the distinction has become blurred. Thus the term \systolic algorithm" is now used for algorithms that can be implemented on either system.
As an example, let us consider a systolic array to accumulate the cross-product matrix A = X T X of an n k regression matrix X. If we write A in the form a ij = x 1i x 1j + x 2i x 2j + + x ni x nj (1) we see that the problem is to extract the ith and jth elements from each row of X and add their products to a ij . If we assign a processor to each element of A, then the problem becomes one of making sure that x ki and x kj arrive at the processor responsible for a ij at the same time.
A systolic array for accumulating the upper half of A might be organized as follows. Here the boxes stand for processors and the arrows indicate how data ows through the array. Each processor is associated with an element of the upper half of the cross-product matrix as shown in the gure. The rows of x are streamed through this processor array as follows. Each element x ij enters the jth column of the array at the top. At each step it moves down one processor until it gets to the diagonal, at which point it begins moving across the jth row and eventually out of the computer. Figure 1 shows the ow of data in greater detail. The numbers associated with the arrows are the subscripts of the elements of X that are about to enter the processor. When they enter, the processor multiplies them and adds them to the element of A for It is instructive to look at this system from the point of view of an individual processor, say processor (I,J). If we refer to the values in the communication links to the north, south, east and west by northx, southx, eastx, and westx, and a denotes the current value of a IJ , then a program for the (I,J)-processor might read as follows.
if (I == J) westx = northx; a = a + northx*westx; eastx = westx; southx = northx;
Here it is understood that one iteration of the code is performed each time the controller signals the system to advance a step.
There are three things to note about this code. First, it is not strictly simd, since the processors on the diagonal behave di erently from the others. However, a single program su ces for all processors, a situation sometimes tagged spmd (single program, multiple data). Second, the code is local. Each processor knows only about its own variables and its input and output. Third, communication is explicit; the code speci es where the data comes from and where it goes to. These characteristics, which programs for systolic systems share with message-passing systems, make for code that is not obviously linked to its task. Certainly it is not easy to recognize equation (1) in the above program. Nonetheless, there is a certain satisfaction in designing systolic algorithms for matrix computations to judge from the number that have been published (e.g., see 3, 5, 21, 29, 30] ).
When systolic arrays were rst proposed, it was hoped that they would provided inexpensive, special-purpose processing for a variety of applications. Things have not worked out this way. The array above is a toy that solves a 4 4 problem. To accumulate a 100 100 matrix one would require 5,050 processors|nontrivial processors that can perform oating-point arithmetic. Moreover, one cannot a ord to build such a big system for a single application; the processors must also be programmable, which increases their complexity. The end result of these considerations is the warp computer, a linear systolic array of high-performance processors 2]. By all accounts it is e ective, but it is neither simple nor cheap.
On the other hand, general purpose simd machines have been built and run on a variety of problems. Their main advantage is that they can bring large numbers of simple processors to bear on single problems. They are very e ective with simple algorithms that proceed in short, repetitive bursts of computations. Their main disadvantage is their in exibility. They are tedious to code, even for highly structured problems like computing the fft 6], and complicated, irregular computations are beyond them.
Shared-Memory Systems
We now turn to systems of general purpose processors that run asynchronously, the mimd (multiple processor, multiple data) systems. These systems are commonly divided into two categories: shared-memory systems and message-passing systems.
A shared-memory system is one in which each processor can access a common, global memory. Figure 2 illustrates the essential features of such a system. The processors at the top are general purpose processors. In current systems they range from fairly powerful micro-computers to full-edged super-computers. At the bottom are banks of memory each of which can be accessed in parallel. In between is an interface which routes memory requests to banks. In principal, every processor has equal access to all the data of a given problem.
Whenever processors run asynchronously, their actions must be coordinated. For example, if one processor is responsible for computing a number x, another processor must not attempt to use that value before it has been computed. Shared-memory systems can synchronize their actions through shared variables. For example, two processors, one of which generates x and the other which consumes it, might synchronize their actions by means of a shared variable xready (initially FALSE) as follows: Processor A generates x and sets xready to tell Processor B that it may use x. In the meantime Processor B spins, testing the xready until it turns TRUE, after which it uses x. It then resets readyx to tell Processor A, which itself has been spinning on xready, that it may generate another value of x. This, of course, is an arti cial example. In practice the processors would be doing other useful work, only spinning on xready when there is nothing else to do. Moreover, we have ignored the tricky question of how to initialize xready. However, people who write operating systems have long ago developed techniques for doing this 18, Ch. 8].
Actually, the applications programmer may never see this kind of synchronization. Shared-memory systems lend themselves to elegant extensions of existing programming languages that make the implementation of parallel matrix algorithms easy 13]. For example our problem of forming the normal equations might be coded in an extension of the language c as follows. The e ect of this code is the following. The parfor statement informs the operating system that there are independent tasks to be done, one for each value of a variable j ranging from one to k by increments of one. The system then starts distributing these jobs to the processors, which can begin executing right away, since all the data they require is in the shared memory.
The ability to implement parallel constructions like parfor make shared memory systems very attractive. In particular, it o ers hope that existing sequential code can be e ectively parallelized by altering and inserting commands at suitable places. Given the large investment in sequential code (the dusty deck problem), this is a strong argument for developing shared-memory systems.
However, shared memory has its di culties. In the rst place, at most one processor at a time can access a memory bank. This means that when two processors must access the same location, one must wait. The formation of the cross-product matrix is an example, since the processes spanned by the parfor are all contending for the same row of X. It is very di cult to model contention in shared-memory systems, since the processors run asynchronously, but it is a serious problem 22, 31] .
Moreover, as the number of processors grows, it becomes impractical to connect every processor to every bank; the interface in the diagram above becomes a switching network. This has three consequences. First, the complexity, and hence the cost of the network increases with the number of processors. Second, the time to access memory also increases with the number of processors. Finally, programs must contend not just for memory access but for a path through the network.
For these reasons, the most successful shared memory systems, for example the cray xm-p, the alliant fx/8, the sequent, all have relatively few processors. Moreover, many shared-memory systems are being run, not as true parallel machines, but as multitasking systems with more than one processor. Such systems can process a large number of jobs, but the individual user sees no speedup.
A recent development in matrix computations on shared-memory systems is worth noting. To avoid contention, some systems equip their processors with a fast memory local to the processor. This cache memory is loaded with blocks of contiguous data in the hope that once a block is loaded its data will be used repeatedly before it is necessary to access the shared memory again. A current research problem is to develop matrix algorithms that take advantage of a cache. The idea is to work in blocks and 
Message-Passing Systems
A message-passing system is one in which processors communicate by passing packets of data between themselves. The medium may be something as simple as an ethernet, or a slotted ring 27], in which case any processor can talk to any other processor. For economy's sake, however, processors are usually connected to one another in a xed pattern or geometry. In such a system a processor can talk only to its neighbors. In a system with a xed geometry, the time required to broadcast data throughout the system will be proportional to the number of processors lying between the most widely separated processors|the diameter of the system. Thus systems with small diameter are at a premium. Currently the most popular geometry is the hypercube 28], which is commercially available in the i-psc and the ncube. Geometrically, an n-dimensional hypercube is a system of 2 n processors connected in an n-dimensional cube. Figure 3 shows a 1-cube, a 2-cube, and a 3-cube. From the numbering, it is evident that an (n + 1)-cube can be formed from two n-cubes by connecting pairwise nodes having the same number. It is also evident that the diameter of an n-cube is about log 2 n.
The communication advantages of the n-cube are somewhat o set by the fact that each processor must communicate directly with log 2 n neighbors. This increasing number of connections per processor must ultimately limit the size of hypercubes that can actually be constructed. Consequently people have become interested in geometries that have only a constant number of connections per processor, for example a rectangular grid or a torus of processors.
We have mentioned that algorithms for message-passing systems have much in common with systolic algorithms. The chief di erences are granularity and synchronization. Message-passing algorithms work with chunks of data larger than a single item, and it is the ow of the data that synchronizes the processors.
To see this let us return to our example of forming the cross-product matrix. We will consider a P P triangular array of processors connected as the systolic array in Section 2. The algorithm is based on a block variant of (1). Namely, let X be partitioned The dimensions of x ki and x kj are ni and nj, and they will be contained in the arrays xw and xn. The variables north, south, east, and west refer to the processors to the north, south, east, and west. The send-request protocol by which data is passed is typical of message passing systems (e.g., see 10, 25] ). There is no direct link between the program that sends the message and the program that receives it. Instead the sending program calls a routine to send the message, the receiving program calls a routine to request the message, and the operating system does the rest. Data arriving early is queued in anticipation of a request, and a program requesting data is blocked from further execution until the data it has requested arrives. For uniformity in the above program, input to the rst row of processors is achieved by requesting data from an imaginary processor to the north.
The program itself is a block analogy of the systolic algorithm. It divides into three parts: an input section (which is implicit in the systolic algorithm), a computation section, and an output section. The pieces of the rows x T ij ow through the processor array in the same way as the elements x ij owed in the systolic algorithm (cp. Figure 1 Although it is troublesome to specify communication explicitly, the reward is free synchronization. The send-request protocol described above is su cient to keep each processor performing the right operations in the right order, no matter how fast or slowly the individual processors run 19, 24] .
At the present time, message-passing systems o er the greatest hope for connecting very large numbers of general purpose processors in an MIMD system. Unfortunately For our algorithm, let us assume that X has k columns, so that the packets being transmitted are of length k=P. Consulting Figure 1 , we see that it will take roughly time 2P( + k P ) for the rst packet to reach the (P; P)-processor. The job will be completed after all n packets arrive, each requiring time + k P . Since we necessarily have P k, for n k, we have a communication time of
Unfortunately, most message-passing systems are unbalanced in that the startup time is large compared to the inverse transmission rate (e.g., see 9]). Typically = 10 ?3 while can be as small as 10 ?6 . In this case if k = 100 (say), the transmission time is insigni cant compared to the communication time and T comm = n ; independent of the number of processors.
It is instructive to compare this with the time to do the arithmetic operations. This can be estimated by estimating how much work the (P; P)-processor must do.
Speci cally, it must perform (k=P) 2 oating-point operations for each row of X. If oating-point operations can be performed at a rate of ?1 per second, then T arith = n k P 2 :
Thus if P > k p = , the communication time will dominate, and we can expect little improvement from adding processors.
If we assume that = 10 ?3 as above and = 10 ?5 , then for k = 100 the break-even point is P = 10. In other words, with these values of the parameters, we can e ectively use no more than 55{60 processors! The phenomena described here is real and has been observed in practice. In some applications there is even a point where adding processors increases the running time. The di culty here is the large startup time . There are three cures.
The rst is to take great care in the implementation of parallel algorithms. Seemingly simple changes in an algorithm can have an inordinate e ect on its e ciency. For example, what e ciency there is in the algorithm for forming the cross product matrix depends on waves of computation and communication, one for each row, passing behind each other in the array. In more complicated algorithms, say Gaussian elimination with partial pivoting, it is possible to inadvertently arrange the computations so that waves do not form. (Unfortunately, eigenvalue algorithms seem to resist the formation of waves.) For examples of well considered implementation see 12, 11, 14] The second is to run large jobs. In many applications, the ratio of arithmetic to communication grows with the size of the problem, so that ultimately communication costs are insigni cant. For a highly publicized example of this phenomenon see 15] .
The second is to reduce . Unfortunately, this is not easily done, since the sendreceive protocol requires costly calls to the operating system. At the University of Maryland, we are experimenting with a hybrid architecture in which neighboring processors can access one-another's memory 23]. The idea is to give local communication the e ciency of shared-variable systems while preserving the limited number of connections of message-passing systems. But this work is in an early phase.
Summary
We have just completed a survey of three important classes of architectures. I chose them because they are the most extensively developed and have been tested in the eld. But they are by no means the only possible architectures; nor have I described all possible variants. For more see 1, 17, 18, 26] .
The statistician contemplating using parallel computers to solve a problem should be prepared to do research in parallel computations. The area is in a state of ux. Machines are proposed and become obsolete even before they are built. Models for predicting performance are crude, and every new application has its surprises. The literature is scattered in technical reports and conference proceedings.
Moreover, most parallel computers are new|with all that implies. The hardware is often akey; the software invariably so. Documentation is confused and incomplete on important points. Support from the developers often leaves much to be desired.
Nonetheless, I have seen enough to convince me that these problems and many of the ones discussed in the body of the paper are transient. There will probably never be a general purpose parallel computer; but I expect machines to emerge in the next decade that can utilize many processors to solve broad classes of problems, problems that could be solved in no other way. When that begins to happen, the statistical community should be prepared to take advantage of them.
